-
We're looking for an experienced Firmware Engineer to build the low-level software foundation for our next-generation AI training ASIC. · ...
Dubai1 week ago
-
Firmware engineer required to build low-level software foundation for next-generation AI training ASIC. · Candidate will implement secure boot chain, hardware bring-up sequences, runtime management and host communication protocols. · ...
Dubai1 month ago
-
We are seeking an ASIC EDA Flow Specialist to join our team at the forefront of AI hardware innovation. As an expert in EDA tool installation and management, you will be responsible for architecting and maintaining design flows and infrastructure that power our AI ASIC developmen ...
Dubai1 week ago
-
We are looking for a Senior ASIC Design Engineer to own the end-to-end design of critical AI ASIC subsystems – from PLLs and compute clusters to interconnects and multi-die orchestration. · ...
Dubai1 month ago
-
We are seeking a talented SoC architect to join our team in Dubai. As a rapidly growing company at the forefront of AI hardware innovation, we offer a dynamic and challenging work environment with opportunities to make a significant impact on the future of AI technology. · The id ...
Dubai1 week ago
-
We are seeking a talented and motivated ASIC Verification Engineer to join our team. · ...
Dubai3 hours ago
-
We are looking for a Python/PyTorch developer to join our inference team and participate in the development of unique software and hardware combinations that sport the best inference characteristics in the market while running large models available. · ...
Dubai3 weeks ago
-
Our clients specialise in customised server hardware solutions optimised for AI applications. They seek talented individuals to join their team. · ...
Dubai1 week ago
-
Young high-tech company developing network operating systems and AI chips in Dubai. · Design and operate on-prem infrastructure as code. · ...
Dubai1 month ago
-
We are looking for a Senior ASIC Design Engineer to own the end-to-end design of critical AI ASIC subsystems – from PLLs and compute clusters to interconnects and multi-die orchestration. · Description · ...
Dubai1 month ago
-
We are looking for a Senior ASIC Design Engineer to own the end-to-end design of critical AI ASIC subsystems – from PLLs and compute clusters to interconnects and multi-die orchestration. · The RTL you create will become production silicon, powering real-world AI workloads faster ...
Dubai1 week ago
- Work in company
Application Specific Integrated Circuit Verification Engineer
Only for registered members
The client is a tech company specializing in the design and development of cutting-edge server hardware solutions optimized for artificial intelligence and machine learning applications. As a rapidly growing company at the forefront of AI hardware innovation, we are constantly se ...
Dubai1 week ago
- Work in company
Application Specific Integrated Circuit Verification Engineer
Only for registered members
Our client is a tech company specializing in the design and development of cutting-edge, · server hardware solutions optimized for artificial intelligence and machine learning applications. · Their mission is to empower businesses and researchers to accelerate their AI initiative ...
Dubai3 weeks ago
-
Our clients are a fabless chip design technology company specialising in the design and development of cutting-edge, · customised server hardware solutions optimised for artificial intelligence and machine learning applications. · This is where you can make an impact and where yo ...
Dubai1 week ago
-
As a rapidly growing company at the forefront of AI hardware innovation we are constantly seeking talented and motivated individuals to join our team. · We offer a dynamic and challenging work environment with opportunities to make a significant impact on the future of AI technol ...
Dubai1 month ago
- Work in company
Python / PyTorch Developer — Frontend Inference Compiler – Dubai
Only for registered members
This is a Python/PyTorch developer role to participate in creating the fastest Generative Models inference in the world. Join the Cerebras Inference Team to develop unique software and hardware combinations that sports best inference characteristics in the market while running la ...
Dubai1 week ago
RTL Developer — AI ASIC Accelerator - Dubai - MBR Partners
Description
RTL Designer / ASIC Design EngineerWe are looking for a
Senior ASIC Design Engineer
to own the
end-to-end design of critical AI ASIC subsystems
– from PLLs and compute clusters to interconnects and multi-die orchestration. The RTL you create will become production silicon, powering real-world AI workloads faster and more efficiently. In this role, every
microsecond, watt, and millimeter
directly impacts AI economics at scale
Description
Responsibilities
Lead the
end-to-end design
of complex ASIC subsystems, including specification, architectural exploration, IP evaluation/selection, integration, verification planning, and post-silicon validation.
Drive
architecture and micro-architecture trade-offs
across features, performance, power, and area. Define clean interfaces and deliver production-quality RTL (Verilog/SystemVerilog).
Implement and verify designs at both block and subsystem levels (using UVM/formal as needed); set coverage goals and drive sign-off.
Define constraints and close timing:
author SDC, run STA (setup/hold, OCV/derates), perform CDC/RDC analysis, and collaborate with PD on floorplanning and CTS.
Perform simulation and emulation (FPGA/emulator), debug waveforms/logs, and correlate pre- and post-silicon behavior.
Define and implement
DFT/DFD
strategies (scan, MBIST/LBIST, boundary scan/JTAG); support ATPG and test bring-up.
Maintain high code quality with lint, CDC/RDC, LEC, and synthesis-friendly design practices; manage ECOs where necessary.
Build automation flows:
develop Tcl/PrimeTime scripts for skew analysis, clocking, and core-to-IO interfaces (PCIe, 400GE, UCIe).
Write clear specifications, micro-architecture docs, and user guides for downstream engineering teams.
Collaboration
You will work closely with:
Silicon architects
shaping next-generation AI compute platforms.
Verification engineers
ensuring design robustness.
Firmware and Linux driver engineers
building the software stack.
Security teams
protecting customer assets.
Compiler and ML framework teams
optimizing workload mapping.
System validation engineers
ensuring enterprise-grade reliability.
Minimum Qualifications
7+ years of experience in RTL design and ASIC development.
Strong proficiency in
Verilog/SystemVerilog
.
Hands-on experience across the
entire chip development lifecycle
.
Proven expertise in
complex IP integration
(e.g., multi-core CPUs, NoCs, GPUs/NPUs, or high-speed interfaces like PCIe, 100/400G Ethernet, UCIe).
Experience writing specifications and converting them into robust designs.
Deep understanding of
multiple clock domains and asynchronous interfaces
.
Familiarity with
AMBA bus protocols
(AXI, AHB, APB).
Experience in
power and clock management design
.
Proficiency with
formal equivalency checking
(RTL Netlist).
Experience with
DFT implementation
.
Preferred Qualifications (Nice-to-Haves)
Understanding of
AI accelerator architectures
(systolic arrays, dataflow, tiling).
Experience with
memory bandwidth optimization
and
HBM/GDDR integration
.
Exposure to first-silicon bring-up with real AI workloads.
Strong scripting skills (Tcl, Python) for automation and timing/debug flows.
What This Person Brings
Deep RTL Mastery
: 7+ years of building and shipping production-quality RTL (Verilog/SystemVerilog).
Subsystem Ownership
:
Has taken IP or subsystems
from spec → RTL → timing closure → silicon validation
.
IP Integration Experience
:
Worked with complex IPs like CPUs, NoCs, GPUs/NPUs, or high-speed I/O (PCIe, 400GE, UCIe).
Timing & Debugging Skills
:
Knows how to
close timing
, write constraints (SDC), run STA, and debug across FPGA/emulation and silicon.
Breadth Across the Flow
:
Comfortable with DFT/DFD, power/clock domains, CDC/RDC, and automation scripting.
AI Accelerator Insight
(bonus):
Exposure to
systolic arrays, dataflow architectures, and high-bandwidth memory subsystems (HBM/GDDR)
.
Please contact Mano Caderamanpulle for a full discussion
-
Firmware Engineer — AI ASIC Accelerator
MBR Partners- Dubai
-
Firmware Engineer AI ASIC Accelerator
Only for registered members Dubai
-
ASIC EDA Flow Specialist
MBR Partners- Dubai
-
Application Specific Integrated Circuit Design Engineer
Only for registered members Dubai
-
SoC Architect
MBR Partners- Dubai
-
ASIC Verification Engineer
MBR Partners- Dubai
-
Python / PyTorch Developer Frontend Inference Compiler
Only for registered members Dubai
-
AI Performance Engineer
MBR Partners- Dubai
-
DevOps Engineer
Only for registered members Dubai
-
Application Specific Integrated Circuit Design Engineer
Only for registered members Dubai
-
Application Specific Integrated Circuit Design Engineer
Only for registered members Dubai
-
Application Specific Integrated Circuit Verification Engineer
Only for registered members Dubai
-
Application Specific Integrated Circuit Verification Engineer
Only for registered members Dubai
-
Embedded Firmware Engineer
Only for registered members Dubai
-
DevOps Engineer
Only for registered members Dubai
-
Python / PyTorch Developer — Frontend Inference Compiler – Dubai
Only for registered members Dubai