ASIC RTL Design Engineer - Dubai, United Arab Emirates - Google

Description

Responsibilities

• Contribute to the microarchitectureand RTL coding of blocks, function/performance simulation debug,and Lint/CDC/FV/UPF checks.
• DevelopSystemVerilog RTL to implement logic for ASIC/SoCproducts.
• Develop novel ways to automategeneration of complex RTL designs.
• Contributeto design methodology, libraries, and codereview.
  
  

Googleis proud to be an equal opportunity workplace and is an affirmativeaction employer. We are committed to equal employment opportunityregardless of race, color, ancestry, religion, sex, nationalorigin, sexual orientation, age, citizenship, marital status,disability, gender identity or Veteran status. We also considerqualified applicants regardless of criminal histories, consistentwith legal requirements. See also Google's EEO Policy andEEO is the Law. If you have a disability or special need thatrequires accommodation, please let us know by completing ourAccommodations for Applicants form .